Principal Embedded SW/FW Engineer (Bringup) - Bengaluru, multiple vacancies
Graphcore · Bengaluru, India
Job information is sourced from publicly available employer career pages. Always verify details on the employer's official website before applying.
Why this job?
Discovery score 46/100, built only from evidence stored with this listing.
- New official employer listing
Score components
- Recency (moves as the posting ages)+18
- Official employer source+15
- Rare role+5
- Company source health+8
Not present on this posting: Salary disclosed、Remote position、Visa sponsorship mentioned、Relocation mentioned、Not found on monitored job boards.
Reasons come from the employer's own posting and our verified source checks. Nothing here is inferred beyond those stored signals.
Job description
Principal Embedded SW/FW Engineer (Bringup) - Bengaluru, multiple vacancies
Job Summary
We have an exciting opportunity to be part of a collaborative, cross-functional development team validating cutting-edge, high-performance AI chips and platforms.
You will play a key role in supporting new product introductions and post-silicon validation.
Working within the Post-Silicon Validation team, you will be involved with bringing first silicon to life, functionally validating it and working closely with many other teams to help it become a fully characterised and working product, reporting project status/progress to program management on a regular basis. You will have the opportunity to provide technical guidance to other engineering team members. In this role, you can leverage our experience and industry knowledge to architect and drive implementation of continuous improvements to test infrastructure and processes.
The Team
The Post-Silicon Bringup team sits within the Architecture and Validation team, we are responsible for bringup and validation of new silicon when it returns from manufacture, enabling and supporting the production SW and FW teams to bring up their software and supporting the Silicon Characterisation team.
Responsibilities
• Plan, design, develop and debug silicon validation tests in bare metal C/C++ on FPGA/Emulator prior to first silicon
• Deploy silicon validation tests on first silicon and debugging them
• Develop automated test framework and regression test suites in Python to optimize validation efficiency
• Collaborate closely with engineers from many other disciplines on a variety of topics
• Work with Validation and Production Test engineering peers to implement best practices and continuous improvements to test methodologies
• Analyse test results, identify and debug failures/defects
• Contribute to shared test and validation infrastructure
• Provide feedback to architects
Candidate Profile
Requirements
• Understanding of ML applications and their workloads
• A self-starter who can apply independent judgement
• A team player able to lead and support colleagues with difficult concepts
• Strong experience in Bare metal / embedded C/C++
• Excellent problem-solving, analytical & diagnostic skills
• Ability to work across teams and programming languages to find root causes of critical and complex issues
• Python, Linux
• Excellent communication skills and the ability to explain difficult concepts to resolve issues
Desirable
• 10+ years experience
• Driver level experience with one or more of the following is highly desirable:
• PCIe
• Ethernet
• Memory technologies (LPDDR, DDR, HBM, …)
• Other peripherals such as I2C, I3C, SPI, …
• Good knowledge of mixed-signal building blocks such as PLLs, high speed PHYs and IC control/communication protocols is highly desirable.
• Experience of Arm CPUs, System IP and debug tools.